PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT Use as many sheets as necessary)

Complete if Known		
Application Number	09/769954	
Filing Date	January 25, 2001	, "
First Named Inventor	Rumynin, Dmitriy	_
Group Art Unit	2124	. "
Examiner Name	Malzahn, David	
Attorney Docket No: 1	365.039US1	

Sheet 1 of 1

	US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate	
ACS.	US-5,497,342	03/05/1996	Mou, , et al.	364	786	11/09/1994	

		FOREIGN PATENT	DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
AR		GOTO, et al., "A 54 x 54-b Regularly Structured Tree Multiplier", <u>IEEE Journal of Solid-State Circuits</u> , Vol 27, No. 9, (Sept. 1992),1229-1236	
AR.		HEKSTRA, et al., "A Fast Parallel Multiplier Architecture", <u>IEEE International</u> <u>Symposium on Circuits and Systems; Institute of Electrical and Electronic</u> <u>Engineers, c1977-c1996, 20v. :ill. :28cm, (1992),2128-2131</u>	

D. H. Melzahn

EXAMINER

DATE CONSIDERED

Substite

PATENT & Mars as m

Substille for form 1449A/PTO INSORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 1 of 1

Under the Paperwork Reduction Act of 1995, no persons are	required to respond to a collection of information unless it contains a valid OMB control number
Complete if Known	
Application Number	09/769,954
Filing Date	January 25, 2001
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	-2121- 212V
Examiner Name	Unknown
Attorney Docket No: 1	365.039US1

	US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate	

	FOREIGN PATENT DOCUMENTS					
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
- A	EP-0442356	08/21/1991	Chang, Yen C.		_	
	WO-99/22292	05/06/1999	Verbauwhede, Ingrid	_	-	

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
A		OKLOBDZIJA, V G., et al., "Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology", <u>IEEE transactions on Very Large Scale Integration (VLSI) Systems</u> , IEEE, Inc, New York, vol. 3, no. 2,(June 1995),292-301	
8	•	ZURAS, D, et al., "Balanced delay trees and combinatorial division in VLSI", <u>IEEE Journal of Solid State Circuits</u> , IEEE Inc, New York, Vol. SC-21, no. 5,(October 1986),814-819	

RECEIVED 2003 Technology Center 2100

EXAMINER D. H. Malzahn

DATE CONSIDERED 12/4/03